IN THE UNITED STATES PATENT AND TRADEMARK OFFICE		
APPLICANT:	Sadeg M. Faris)
SERIAL NO.:	Thd) Group Art Unit) Tbd
beidie ito	100)
FILING DATE:	November 19, 2003) Examiner
) Tbd
FOR:	Method of Fabricating Vertical Intergrated)
	Circuits)
Commissioner for Patents		
P.O. Box 1450		
Alexandria, VA 22313-1450		

TRANSMITTAL of NEW PATENT APPLICATION UNDER 37 CFR 1.53

Sir:

Applicant is a small entity.

Please find enclosed herewith:

- New Patent Application, including: 1)
 - a. Specification (83 pages)
 - b. Claims (5 pages)
 - c. Abstract (1 page)
 - d. Figures (50 sheets)
- Declaration and Power of Attorney (unexecuted) 2)
- 3) Postcard

Respectfully submitted,

By:

Bosco B. Kim

Registration No. 41,896

Date: November 19, 2003 REVEO, INC. 85 Executive Boulevard Elmsford, New York 10523 Telephone (914) 345-9555

Facsimile: (914) 345-9558

I hereby certify that this correspondence is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450

November 19, 2003

(Date of Deposit)

Jerome K. Mitchel

Name of Person Mailing Paper)

("Express Mailing Label Number)